

CW12DL3200 Data Sheet

V1.0

Dual Channel 12-bit , 3.2 GSPS high speedADC

1 Overview

CW12DL3200 is a 12-bit high-speed ADC product with two built-in 12-Bit , 3.2 GSPS high-speed ADCs . Each channel ADC has an independent DDR data clock. When both channel ADCs are working, If Demux-by-1 mode (LDEMUX=0) is used, only LVDSBUSA and LVDS BUSB are needed to collect all data. If Demux-by-2 mode (LDEMUX=1) is selected, all LVDSBUSA/B/C/D buses will be used, so that the data rate of each LVDS group changes to 1/2 of that in Demux-by-1 mode , which can reduce the timing requirements for data capture. CW12DL3200 achieves excellent dynamic performance with low power consumption of less than 2W .

CW12DL3200 has a unique 5.0 GSPS single-channel working mode. In this mode, the user does not need to adjust the interleaving related parameters, which is convenient for users to use and obtain excellent performance.

CW12DL3200 can be programmed into offset binary code and complement code, and uses LVDS interface that complies with international standards to output data, with an output common mode of 1.2V .
of CW12DL3200 is -55 °C ~ 105 °C , and it is pin-compatible with ADC12DL3200 .

2 application

- RF Direct Down Conversion
- High-speed data acquisition system
- Ultra-wideband satellite data reception
- Automatic test equipment
- High speed test equipment
- Broadband radar
- Electronic Countermeasures


3 Features

- Built-in dual channel 3.2 GSPS ADC
- Support single channel 5.0 GSPS Working Mode
- Low power consumption, no heat sink required
- Built-in terminal resistor, high-speed buffer
- Provides test sequences for system commissioning and batch testing
- Single power supply 1.9 V power supply
- FCBGA -256 (17 mm × 17 mm × 1.36 mm , 1 mm Ball spacing)

4 Performance Indicators

- Data Delay: 30 master clock cycles (LALIGNED = 0)
- Full Power Bandwidth: 4.0 GHz
- Static performance: DNL -0.4/+0.4 LSB , INL -1.8/+2.0 LSB
- Dynamic performance ($f_s = 3.2 \text{ GSPS}$, input signal power -1 dBFS)
 - $f_{in} = 347 \text{ MHz}$
ENOB = 8.4 Bit , SFDR = 70.8 dBFS , SNR = 52.1 dBFS
 - $f_{in} = 997 \text{ MHz}$
ENOB = 8.3 Bit , SFDR = 67.9 dBFS , SNR = 51.9 dBFS
 - $f_{in} = 2482 \text{ MHz}$
ENOB = 8.1 Bit , SFDR = 62.4 dBFS , SNR = 50.4 dBFS
 - $f_{in} = 4997 \text{ MHz}$
ENOB = 7.5 Bit , SFDR = 56.5 dBFS , SNR = 47.0 dBFS
 - $f_{in} = 6250 \text{ MHz}$
ENOB = 7.2 Bit , SFDR = 52.7 dBFS , SNR = 45.1 dBFS

5 Simplified Block Diagram



picture 1 CW12DL3200 System Block Diagram

6 Typical Performance

surface 1. Chip usage conditions

parameter	symbol	Notes	Numeric	unit
Supply voltage	VA 19	Analog circuit power supply	1.9	V
	VD 19	Digital circuit power supply	1.9	V
	VLVDS	Digital interface power supply	1.9	V
Recommended power-on sequence		suggestion VA 19 Power on first, VD 19 and VLVDS After power on		
land	AGND	Analog circuit ground	0	V
	AGND_SYS	SYSREF Circuit Ground	0	V
	DGND	Digital circuit ground	0	V
Differential input analog signal amplitude	$V_{INAP} - V_{INAN}$ $V_{INBP} - V_{INB}$	Input signal differential amplitude	800	mV _{PP}
Logic input high	V_I		VD 19	V
Logic input low	V_{IL}		DGND	
Clock differential input signal amplitude	$V_{CLKP} - V_{CLKN}$		1	V _{PP}
Clock frequency	f_{MCLK}	Dual Channel 3.2 GSPS	$0.4 \leq f_{MCLK} \leq 3.2$	GHz
		Single Channel 5.0 GSPS	$0.4 \leq f_{MCLK} \leq 5.0$	GHz
Operating temperature range	T_A		-55 $\leq T_A \leq$ 105	°C

surface 2 Electrical characteristics of power supply, input and output

The chip works on LDEMUX = 1 and DES_EN = 0 mode , and VA 19 = VD 19 = VLVDS = +1.9V , AC Coupled signal input, unused channels terminated with “ AC land ” , AC Coupled sine wave sampling clock , $f_{CLK} = 3.2$ GHz @1 V_{PP} (Single-ended signal through 1:2 Balun Convert to differential signal input) ; Input signal source impedance 50 Ω (single-ended signal through 1:2 Balun Convert to differential signal input) ; $T_A = 25^\circ\text{C}$.

parameter	symbol	Minimum	Typical Value	Maximum	unit
Resolution			12		
Supply voltage: Analog circuit power supply Digital interface power supply Digital circuit power supply	VA 19 VLVDS VD 19	1.8 1.8 1.8	1.9 1.9 1.9	2.0 2.0 2.0	V V V
Supply Current: Analog circuit power supply Digital interface power supply Digital circuit power supply	I A I LVDS I D		98 270 565		mA mA mA
Power consumption PD = GND PD = VD 19	P D		1.8 23		W mW
Signal input					
Input differential analog signal amplitude	V INAP —V INAN V INBP —V INB		800 800		mV pp mV pp
Input common mode voltage	V CMI		1.3		V
Differential input resistance	R IN	100	105	110	Ω
Clock Input(Not supported DC coupling)					
Clock source type		Differential sine wave			
Clock input differential swing	V CLKP —V CLKN	0.8	1	1.2	V pp
Clock differential input resistance	R CLK	95	100	105	Ω
Clock differential input common mode voltage	V CM_CLK		0.7		V
External clock jitter requirements	Jitter			50	fs
Clock duty cycle requirements	Duty Cycle	40	50	60	%

surface3 Electrical Characteristics of Power Supply, Input, and Output (Continued)

Multi-chip SYSREF Synchronous signal(Not supported DC coupling)					
Logical compatibility	LVDS				
Input Voltage:					
Logic Low	V _{IL_SYSREF}				V
Logic High	V _{IH_SYSREF}	1.4			V
Swing	V _{ID_SYSREF}	500	800		mV
Common mode voltage	V _{CM_SYSREF}		1.20		V
Input resistance	R _{SYSREF}		100		Ω
SPI					
Low level input voltage	V _{IL_SPI}	0		0.3 × VD 19	V
High level input voltage	V _{IH_SPI}	0.7 × VD 19		VD 19	V
Low level output voltage	V _{OL_SPI}			0.3	V
High level output voltage	V _{OH_SPI}	0.8 × VD 19			V
Serial clock frequency	f _{SCLK}		10		MHz
Digital Signal LVDS Output					
Logical compatibility	LVDS				
50Ω transmission line, 1 00Ω Differential Termination	V _O	300	350	400	mV _{PP}
Swing (one side)	V _{CM_LVDS}		1.2		V
Common mode voltage	t _{LAT}		30		Sampling clock period
Output data delay LALIGNED = 0			38		Sampling clock period
LALIGNED = 1			100		ps
Clock data output deviation (within group)	t _{SKEW(SAME)}		200		ps
Clock data output deviation (between groups) Data output rising edge (20 pF)	t _{SKEW(ALL)}		220		ps
Data output falling edge (20 pF)	t _H		220		ps
	t _{HLT}				

surface4 Static characteristics

parameter	symbol	Minimum	Typical Value	Maximum	unit
Differential Nonlinearity	DNL	-0.4		0.4	LSB
Integral Nonlinearity	INL	-1.8		2	LSB

surface5 Dynamic characteristics ($f_s = 3.2$ GSPS, $f_{CLK} = 3.2$ GHz, dual channel mode)

parameter	symbol	Minimum	Typical Value	Maximum	unit
Full power bandwidth (-3 dB)			4.0		GHz
Channel isolation (interference channel input =400 MHz, -1 dBFS)			-98		dB
Noise spectral density (no input)			-145		dBFS/Hz
$f_s = 3.2$ GSPS, $V_{in} = -1$ dBFS					
Number of effective digits $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	ENOB		8.4 8.3 8.1 7.5 7.2		bits bits bits bits bits
Signal-to-noise ratio $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	SNR		52.1 51.9 50.4 47.0 45.1		dBFS dBFS dBFS dBFS dBFS
Spurious Free Dynamic Range $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	SFDR		70.8 67.9 62.4 56.5 52.7		dBFS dBFS dBFS dBFS dBFS
Total Harmonic Distortion $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	THD		72.3 70.0 66.8 61.0 59.6		dBFS dBFS dBFS dBFS dBFS
Second Harmonic $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	2nd Harm		80 75 72 62 60		dBFS dBFS dBFS dBFS dBFS
Third harmonic $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	3rd Harm		74 70 67 60 58		dBFS dBFS dBFS dBFS dBFS

Note: The above test results are based on our laboratory test environment.

surface 6 Dynamic characteristics ($f_s = 5.0$ GSPS, $f_{CLK} = 5.0$ GHz, single channel mode)

parameter	symbol	Minimum	Typical Value	Maximum	unit
Full power bandwidth (-3 dB)			4.0		GHz
Noise spectral density (no input)			-145		dBFS/Hz
$f_s = 5.0$ GSPS, $V_{in} = -1$ dBFS					
Number of effective digits $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	ENOB		8.2 8.2 8.0 7.6 7.2		bits bits bits bits bits
Signal-to-noise ratio $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	SNR		51.3 51.5 50.0 47.7 46.1		dBFS dBFS dBFS dBFS dBFS
Spurious Free Dynamic Range $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	SFDR		67.5 68.7 64.7 58.0 52.9		dBFS dBFS dBFS dBFS dBFS
Total Harmonic Distortion $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	THD		74.6 68.4 66.9 62.7 52.1		dBFS dBFS dBFS dBFS dBFS
Second Harmonic $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	2nd Harm		75 72 66 64 60		dBFS dBFS dBFS dBFS dBFS
Third harmonic $f_{in} = 347$ MHz $f_{in} = 997$ MHz $f_{in} = 2482$ MHz $f_{in} = 4997$ MHz $f_{in} = 6250$ MHz	3rd Harm		73 70 63 62 58		dBFS dBFS dBFS dBFS dBFS

Note: The above test results are based on our laboratory test environment.

7 Pin Configuration and Function Description

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	AGND	AGND	AGND	INAP	INAN	AGND	AGND	ORA1	0P	ON	DA 6P	DA 6N	DC 0P	DC 0N	DGND DGND	
	DNC	DNC	AGND	AGND	AGND	AGND	AGND		DA 1P	DA 1N	7P	DA 7N	DC 1P		DC 7P	DC 7N
B	AGND AGND		AGND	AGND	AGND	AGND	AGND	ORA0	DA 2P	DA 2N	DA 8P	DA 8N	DC 2P	DC 2N	DC 8P	DC 8N
	TMSTPP		DNC	AGND	AGND	AGND	AGND		ORB0	DA3P	DA3N	DA9P	DA9N	DC3P	DC3N	DC9P
E	TMSTPN	SYNCSE_B	AGND	NC	NC	NC	DGND	NC	DA4P	DA4N	DA10P	DA10N	DC4P	DC4N	DC10P	DC10N
	AGND AGND		NC	NC	NC	NC	DGND		DA5P	DA5N	DA11P	DA11N	DC5P	DC5N	DC11P	DC11N
G	AGND	AGND	VA19	VA19	VD19	VD19	DGND	NC	DACLKP	DACLKN	VLVDS	VLVDS	DC 6P	DC6N	DCCLKP	DCCLKN
	CLKP	AGND	VA19	VD19	CEO19	VD19	DGND		DASTRP	DASTRN	VLVDS	VLVDS	VLVDS	DGND	DCSTRP	DCSTRN
J	CLKN	AGND	VA19	VD19	CEO19	CEO19	DGND	DBSTRP	DBSTRN	VLVDS	VLVDS	VLVDS	DGND	DDSTRP	DDSTRN	
	AGND AGND		VA19	VA19	VD19	VD19	DGND		DBCLKP	DBCLKN	VLVDS	VLVDS	DD6P	DD6N	DDCLKP	DDCLKN
L	AGND	AGND	NC	NC	NC	NC	DGND	NC	DB5P	DB5N	DB11P	DB11N	DD5P	DD5N	DD11P	DD11N
	SYSREF_P	TDIODEP	AGND_SYS	NC	NC	NC	DGND		DB4P	DB4N	DB10P	DB10N	DD4P	DD4N	DD10P	DD10N
N	SYSREF_N	TDIODEN	AGND_SYS	AGND	AGND	AGND	DGND	SDO	DB3P	DB3N	DB9P	DB9N	DD3P	DD3N	DD9P	DD9N
	AGND AGND		AGND	AGND	AGND	AGND	DGND		SDI	DB2P	DB2N	DB8P	DB8N	DD2P	DD2N	DD8P
R	PD	AGND	AGND	AGND	AGND	AGND	AGND	SCSN	DB1P	DB1N	DB7P	DB7N	DD1P	DD1N	DD7P	DD7N
	AGND	AGND	AGND	INBP	INBN	AGND	AGND		SCLK	DB0P	DB0N	DB6P	DB6N	DD0P	DD0N	DGND

picture2 CW12DL3200 Pinout (top view)

Note: In order to ADC 12 DL 3200 holdPIN to PIN compatible,CW12DL3200 ReservedVA 11、VD 11 two groupsPIN foot(markedNC), but CW12DL3200 The internal circuit does not require these two sets of power supplies. CW12DL3200 These two sets of power supplies can be disconnected at this time.





surface7 Pin Function Description

Pin number	symbol	Function
A4 , A5 T4 , T5	INAP, INAN INBP, INBN	aisleA/B analog signal differential input.
H1 , J1	CLKP, CLKN	Sampling Clock Signal Differential Input.
D1 , E1	TMSTPP, TMSTP N	Timestamp differential input.
M1 , N1	SYSREFP, SY SREFN	SYSREF Differential input for multi-chip synchronization function.
E2	SYNCSE _B	Digital interface synchronous control terminal, CMOS Level, low level is effective , the chip internal default Pull up.
M2 , N2	TDIODEP, TDIODEN	Temperature sensor diode anode and cathode. enter 100uA When the current is(Temperature /°C) =-677.34*X (Diode voltage) +540.78 .
B1 , B2, D2	DNC	Floating feet,When using, please be careful not to connect to any potential.
R1	PD	Turn off all analog circuitry and LVDS Output, high level is valid . the chip is pulled down by default.
R8	SCS _N	SPI Chip select, the chip is pulled up by default.
T8	SCLK	SPI Serial clock, the chip is pulled down by default .
P8	SDI	SPI Serial data input, the chip is pulled down by default.
N8	SDO	SPI Serial data output
G3 , G4 , H3 , J3 , K3 , K4	VA 19	1.9V analog power supply
G5 , G6 , H4 , H5 , H6 , J4 , J5 , J6 , K5 , K6	VD 19	1.9V Digital Power
G11, G12, H11, H12, H13, J11, J12, J13, K11, K12	VLVDS	1.9 V LVDS Digital interface power supply
E4 , E5 , E6 , E8 , F3 , F4 , F5 F6 , F8 , G8 , K8 , L3 , L4 , L5 , L6 , L8 , M4 , M5 , M6 , M8	NC	Empty pin (corresponding to ADC 12 DL 3200 of VA 11 and VD 11, CW12DL3200 internal The circuit does not need VA 11, VD 11 these two power supplies)
A1 A2 A3 A6 A7 B3 B4 B5 , B6 , B7 , C1 , C2 , C3 , C4 , C5 , C6 , C7 , D3 , D4 , D5 , D6 , E3 , F1 , F2 , G1 , G2 , H2 , J2 , K1 , K2 , L1 , L2 , N4 , N5 , N6 , P1 , P2 , P3 , P4 , P5 , P6 , P7 , R2 , R3 , R4 , R5 , R6 , R7 , T1 , T2 , T3 , T6 , T7	AGND	Analog circuit ground
N3 , M3	AGND_SYS	SYSREF Analog circuit ground, connected AGND
A15 , A16 , D7 , E7 , F7 , G7 , H7 , H8 , H14 , J7 , J8 , J14 , K7 , L7 , M7 , N7 , T15 , T16	DGND	Digital power ground
A8 , B8 C8 , D8	ORA 1 , ORA 0 ORB 1 , ORB 0	A channel fast over-amplitude detection status bit (threshold OVR _T1/ OVR _T0) B channel fast over-amplitude detection status bit (threshold OVR _T1/ OVR _T0)
H9 , H10 J9 , J10 H15 , H16 J15 , J16	DASTRP , DASTRN DBSTRP , DBSTRN DCSTRP , DCSTRN DDSTRP , DDSTRN	LVDS A bus strobe Differential output LVDS B bus strobe Differential output LVDS C bus strobe Differential output LVDS D bus strobe Differential output
G9 , G10 K9 , K10 G15 , G16 K15 , K16	DACLKP , DACLKN DBCCLKP , DBCLKN DCCLKP , DCCLKN DDCLKP , DDCLKN	LVDS A Bus data and clock differential output LVDS B Bus data and clock differential output LVDS C Bus data and clock differential output LVDS D Bus data and clock differential output
A9 , A10 B9 , B10 C9 , C10 D9 , D10 E9 , E10 F9 , F10 A11 , A12	0P , DA 0N DA 1P , DA 1N DA 2P , DA 2N DA 3P , DA 3N 4P , DA 4N DA 5P , DA 5N DA 6P , DA 6N	LVDS A Data bus differential output





B11, B12 C11, C12 D11, D12 E11, E12 F11, F12	7P, DA 7N DA 8P, DA 8N DA 9P, DA 9N EN 10P, EN 10N EN 11P, EN 11N	
T9, T10 R9, R10 P9, P10 N9, N10 M9, M10 L9, L10 T11, T12 R11, R12 P11, P12 N11, N12 M11, M12 L11, L12	DB0P, DB0N DB1P, DB1N DB2P, DB2N DB3P, DB3N DB4P, DB4N DB5P, DB5N DB6P, DB6N DB7P, DB7N DB8P, DB8N DB9P, DB9N DB 10P, DB 10N DB 11P, DB 11N	LVDS B Data bus differential output
A13, A14 B13, B14 C13, C14 D13, D14 E13, E14 F13, F14 G13, G14 B15, B16 C15, C16 D15, D16 E15, E16 F15, F16	DC0P, DC0N DC1P, DC1N DC2P, DC2N DC3P, DC3N DC4P, DC4N DC5P, DC5N DC6P, DC6N DC7P, DC7N DC8P, DC8N DC9P, DC9N DC 10P, DC 10N DC 11P, DC 11N	LVDS C Data bus differential output
T13, T14 R13, R14 P13, P14 N13, N14 M13, M14 L13, L14 K13, K14 R15, R16 P15, P16 N15, N16 M15, M16 L15, L16	DD0P, DD0N DD1P, DD1N DD2P, DD2N DD 3P, DD 3N DD 4P, DD 4N DD 5P, DD 5N DD 6P, DD 6N DD 7P, DD 7N DD 8P, DD 8N DD 9P, DD 9N DD 10P, DD 10N DD 11P, DD 11N	LVDS D Data bus differential output

8 Typical performance test curves





The following performance index curve is the chip working LDEMUX = 1 and DES_EN = 0 mode , and VA 19 = VD 19 = VLVDS = +1.9V , AC Coupled signal input, Unused channels are terminated with " AC land ", AC Coupled sine wave sampling clock, $f_{CLK} = 3.2$ GHz @ 1 V_{pp} (Single-ended signal through 1:2 Balun Convert to differential signal input); Input letter Source Impedance 50 Ω (Single-ended signal through 1:2 Balun Convert to differential signal input); $T_A = 25^\circ C$.



picture3 CW12DL3200 Linear error test curve




picture4 CW12DL3200 Dynamic characteristics ($f_s = 3.2$ GHz)




picture 5 CW12DL3200 Dynamic characteristics ($f_s = 5.0$ GHz)

9 Timing diagram


9.1 Data timing




picture6 CW12DL3200 Dual Channel, Dual Bus Mode Timing (LDEMUX = 0, DES_EN = 0 , LALIGNED = 0 or 1)




picture7 CW12DL3200 Dual-channel, four-bus interleaved mode timing (LDEMUX = 1, DES_EN = 0 , LALIGNED = 0)



picture 8 CW12DL3200 Dual Channel , Quad Bus Alignment Mode Timing (LDEMUX = 1, DES_EN = 0 ,
LALIGNED = 1)




picture9 CW12DL3200 Single Channel, Four Bus Interleaved Mode Timing (LDEMUX = 1 , DES_EN = 1, LALIGNED = 0)




picture 10 CW12DL3200 Single Channel, Quad Bus Alignment Mode Timing (LDEMUX = 1 , DES_EN = 1, LALIGNED = 1)

9.2 SYNCSE_B Timing



picture 11 SYNCSE_B Timing

9.3 SPI Interface Timing



picture 12 SPI Read and write timing


surface8 SPI Interface command and data field definitions

Bit	definition	illustrate
1	Read / write control bit	1b : Read operation 0b : Write operation
2~16	Address bits A[14:0]	Register address, address order is MSB first
17~24	Data bits D[7:0]	Data is written to or read from a register

10 analog inputs

CW12DL3200 The analog inputs are internally buffered to achieve high input bandwidth and isolate noise from the input circuit sampling capacitors. The analog inputs must be driven differentially. Single-ended input will result in performance degradation and is not recommended. Analog input supports two input modes: AC coupling or DC coupling. The analog input common mode voltage is 1.3V, which passes through each single-ended on differential input pins 50Ω Resistor Pair AGND Implement internal biasing. When using DC coupled inputs, it is recommended to drive the analog inputs through an external fully differential amplifier. The common-mode voltage is determined by the amplifier's V_{OCM} input signal to determine when V_{OCM} When the value is set to about half the supply voltage of the fully differential op amp, the driver will achieve maximum output swing, but Is driving this model ADC When V_{OCM} Values and backends ADC of V_{CM} The values match.


In single-channel mode, the analog input channel **INAP** and **INAN** Will be ADC Using single-channel mode does not reduce the analog input bandwidth compared to dual-channel mode .



picture 13 Analog input structure


11 Introduction to Multi-chip Synchronization Function

CW12DL3200 It can realize multi-chip synchronization (AutoSync) function, and recommends users to use full slave mode. All CW12DL3200 As Slave ADC , clocked by an external clock core The chip provides a synchronous clock $SYSREF = CLK /16, CLK /32, CLK /64$ or $CLK /128$, and $SYSREF$ Need and CLK Homologous, driving each through equal length lines CW12DL3200 $SYSREFP / SYSREFN$, to achieve multiple CW12DL3200 To synchronize multiple chips ADC DCLK (including data), all DCLK Must be in phase, DCLK (including data) traces need to be of equal length, because CW12DL3200 of DCLK By chip CLK Generate and pass $SYSREF$ Synchronization, in order to eliminate Except for each ADC Master clock CLK The difference in paths ensures CLK Reach each piece CW12DL3200 The time of receiving $SYSREF$ The clock function must be enabled by controlling Register configuration to enable synchronization function.



picture 14 CW12DL3200 AutoSync Functional connection diagram

12 Packaging Information



picture 15 CW12DL3200 Package Outline

13 Register List

CONFIG_A Register																				
Addr: 0x0 00 reset state : 0x30																				
Bit	7	6	5	4	3	2	1	0												
Name	SOFT_RESET_T	RESERVE_D	ASCEND	SDO_ACTIVE	RESERVED															
reset	0x0	0x0	0x0	0x1	0x0															
Bit 7	SOFT_RESET , R/W Setting this bit causes a full reset of the device and all SPI registers (including CONFIG_A). This bit is self-clearing. After writing this bit, the device may take up to 750 ns to reset. During this time, do not perform any SPI transactions.																			
Bit 6	RESERVED, R																			
Bit 5	ASCEND, R/W 0 : Address is decremented during streaming reads or writes (default) 1 : Address is incremented during streaming reads or writes																			
Bit 4	SDO_ACTIVE, R Always returns 1. Always use SDO for SPI reads. No SDIO mode is supported.																			
Bit 3-0	RESERVED, R																			
DEVICE_CONFIG Register																				
Addr: 0x002 reset state: 0x00																				
Bit	7	6	5	4	3	2	1	0												
Name	RESERVED					MODE														
reset	0x0					0x0														
Bit 7-2	RESERVED, R																			
Bit 1-0	MODE, R/W 0 : Normal operation (default) 1 : Reserved 2 : Reserved 3 : Power-down																			
CHIP_TYPE Register																				
Addr: 0x003 reset state: 0x01																				
Bit	7	6	5	4	3	2	1	0												
Name	RESERVED				CHIP_TYPE															
reset	0x0				0x01															
Bit 7-4	RESERVED, R																			
Bit 3-0	CHIP_TYPE, R Always returns 0x1, indicating that the device is a high-speed ADC.																			
CHIP_ID_0 Register																				
Addr: 0x004 reset state: 0x03																				
Bit	7	6	5	4	3	2	1	0												
Name	CHIP_ID_0					CHIP_ID_0														
reset	0x03					0x03														
Bit 7-0	CHIP_ID_0 , R Returns 0x03																			
CHIP_ID_1 Register																				
Addr: 0x005 reset state: 0x10																				
Bit	7	6	5	4	3	2	1	0												
Name	CHIP_ID_1				CHIP_ID_1															
reset	0x10				0x10															
Bit 7-0	CHIP_ID_0 , R, Returns 0x10																			
VENDOR_ID_0 Register																				
Addr: 0x00C reset state: 0x18																				
Bit	7	6	5	4	3	2	1	0												
Name	VENDOR_ID_0					VENDOR_ID_0														
reset	0x18					0x18														
Bit 7-0	VENDOR_ID_0 , R, Returns 0x18																			
VENDOR_ID_1 Register																				
Addr : 0x00D reset state : 0x03																				
Bit	7	6	5	4	3	2	1	0												
Name	VENDOR_ID_1					VENDOR_ID_1														
reset	0x03					0x03														

Bit 1-0	LVDS_SWING, R/W These bits set the swing mode of the LVDS output buffers: 0 : High-swing mode (HSM) (default) 1 : Low-swing mode (LSM) 2 : Reserved (do not use) 3 : Low-swing mode for use with receivers that have a high-Z load termination (HZM). Only use with short transmission lines to avoid reflections caused by a high-Z receiver																											
	RTRIM_A Register Addr: 0x07E reset state: 0x00																											
<table border="1"><tr><td>Bit</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>Name</td><td colspan="8">RTRIM_A</td></tr><tr><td>reset</td><td colspan="8">0x0</td></tr></table>		Bit	7	6	5	4	3	2	1	0	Name	RTRIM_A								reset	0x0							
Bit	7	6	5	4	3	2	1	0																				
Name	RTRIM_A																											
reset	0x0																											
Bit 7-0	RTRIM_A, R/W This register controls the INAP/N ADC input termination trim. After reset, the factory trimmed value can be read and adjusted as required.																											
RTRIM_B Register Addr: 0x07F reset state: 0x00																												
<table border="1"><tr><td>Bit</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>Name</td><td colspan="8">RTRIM_B</td></tr><tr><td>reset</td><td colspan="8">0x0</td></tr></table>		Bit	7	6	5	4	3	2	1	0	Name	RTRIM_B								reset	0x0							
Bit	7	6	5	4	3	2	1	0																				
Name	RTRIM_B																											
reset	0x0																											
Bit 7-0	RTRIM_B, R/W This register controls the INBP/N ADC input termination trim. After reset, the factory trimmed value can be read and adjusted as required.																											
LSB_CTRL Register Addr: 0x160 reset state : 0x00																												
<table border="1"><tr><td>Bit</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>Name</td><td colspan="6">RESERVED</td><td colspan="2">TIME_STAMP_EN</td></tr><tr><td>reset</td><td colspan="6">0x0</td><td colspan="2">0x0</td></tr></table>		Bit	7	6	5	4	3	2	1	0	Name	RESERVED						TIME_STAMP_EN		reset	0x0						0x0	
Bit	7	6	5	4	3	2	1	0																				
Name	RESERVED						TIME_STAMP_EN																					
reset	0x0						0x0																					
Bit 7-1	RESERVED , R																											
Bit 0	TIME_STAMP_EN , R/W When set, the timestamp signal is transmitted on the LSB of the output samples. The latency of the timestamp signal (through the entire chip) matches the latency of the analog ADC inputs. Also set TMSTP_RECV_EN when using TIME_STAMP_EN.																											
LSB_SEL Register Addr: 0x161 reset state : 0x00																												
<table border="1"><tr><td>Bit</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>Name</td><td colspan="6">RESERVED</td><td colspan="2">LSB_SEL</td></tr><tr><td>reset</td><td colspan="6">0x0</td><td colspan="2">0x0</td></tr></table>		Bit	7	6	5	4	3	2	1	0	Name	RESERVED						LSB_SEL		reset	0x0						0x0	
Bit	7	6	5	4	3	2	1	0																				
Name	RESERVED						LSB_SEL																					
reset	0x0						0x0																					
Bit 7-1	RESERVED , R																											
Bit 0	LSB_SEL , R/W 0 : Place timestamp on lane 0 (Dx0±) of each LVDS output bus, independent ofthe LWIDTH setting. Lane 0 of each bus is enabled regardless ofLWIDTH. 1 : Place timestamp on the LSB of the effective sample size as set by the LWIDTH parameter. The timestamp is placed on the LSB of the output sample. The lane that carries timestamp depends on the selected output sample width (LWIDTH). For 12-bit samples, lane 0 carries the control data. For 11-bit samples, lane 1 carries the control data. For 10-bit samples, lane 2 carries the control data. For 8-bit samples, lane 4 carries the control data.																											
UPAT0_0 Register Addr: 0x180 reset state: 0x00																												
<table border="1"><tr><td>Bit</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>Name</td><td colspan="6">UPAT0_0</td><td colspan="2"></td></tr><tr><td>reset</td><td colspan="6">0x0</td><td colspan="2"></td></tr></table>		Bit	7	6	5	4	3	2	1	0	Name	UPAT0_0								reset	0x0							
Bit	7	6	5	4	3	2	1	0																				
Name	UPAT0_0																											
reset	0x0																											
Bit 7-0	UPAT0_0 , R/W UPAT0_0 and UPAT0_1 Defines the value for sample 0 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.																											
UPAT0_1 Register Addr: 0x181 reset state: 0x00																												
<table border="1"><tr><td>Bit</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>Name</td><td colspan="4">RESERVED</td><td colspan="4">UPAT0_1</td></tr><tr><td>reset</td><td colspan="4">0x0</td><td colspan="4">0x0</td></tr></table>		Bit	7	6	5	4	3	2	1	0	Name	RESERVED				UPAT0_1				reset	0x0				0x0			
Bit	7	6	5	4	3	2	1	0																				
Name	RESERVED				UPAT0_1																							
reset	0x0				0x0																							
Bit 7-4	RESERVED, R																											

Bit 3-0	UPAT0_1, R/W UPAT0_0 and UPAT0_1 Defines the value for sample 0 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.	
UPAT1_0 Register		
Addr: 0x182 reset state: 0xFF		
Bit	7 6 5 4 3 2 1 0	
Name	UPAT1_0	
reset	0xFF	
Bit 7-0	UPAT1_0, R/W UPAT1_0 and UPAT1_1 Defines the value for sample 1 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.	
UPAT1_1 Register		
Addr: 0x183 reset state: 0x0F		
Bit	7 6 5 4 3 2 1 0	
Name	RESERVED	
reset	0x0	
Bit 7-4	RESERVED, R	
Bit 3-0	UPAT1_1, R/W UPAT1_0 and UPAT1_1 Defines the value for sample 1 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.	
UPAT2_0 Register		
Addr: 0x184 reset state: 0x00		
Bit	7 6 5 4 3 2 1 0	
Name	UPAT2_0	
reset	0x00	
Bit 7-0	UPAT2_0, R/W UPAT2_0 and UPAT2_1 Defines the value for sample 2 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.	
UPAT2_1 Register		
Addr: 0x185 reset state: 0x00		
Bit	7 6 5 4 3 2 1 0	
Name	RESERVED	
reset	0x0	
Bit 7-4	RESERVED, R	
Bit 3-0	UPAT2_1, R/W UPAT2_0 and UPAT2_1 Defines the value for sample 2 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.	
UPAT3_0 Register		
Addr: 0x186 reset state: 0xFF		
Bit	7 6 5 4 3 2 1 0	
Name	UPAT3_0	
reset	0xFF	
Bit 7-0	UPAT3_0, R/W UPAT3_0 and UPAT3_1 Defines the value for sample 3 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.	
UPAT3_1 Register		
Addr: 0x187 reset state: 0x0F		
Bit	7 6 5 4 3 2 1 0	
Name	RESERVED	
reset	0x0	
Bit 7-4	RESERVED, R	
Bit 3-0	UPAT3_1, R/W UPAT3_0 and UPAT3_1 Defines the value for sample 3 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.	
UPAT4_0 Register		
Addr: 0x188 reset state: 0x00		
Bit	7 6 5 4 3 2 1 0	
Name	UPAT4_0	
reset	0x00	
Bit 7-0	UPAT4_0, R/W UPAT4_0 and UPAT4_1 Defines the value for sample 4 of the user defined pattern. Note: Only change this register when LVDS_EN = 0.	

Addr: 0x190 reset state: 0x1E																		
Bit	7	6	5	4	3	2	1	0										
Name	RESERVED			LANE_PAT	UPAT_INV_D	UPAT_INV_C	UPAT_INV_B	UPAT_INV_A										
reset	0x0		0x1		0x1	0x1	0x1	0x0										
Bit 7-5	RESERVED , R																	
Bit 4	LANE_PAT , R/W When set, the UPATn registers are ignored, and the user-defined pattern is set to: 0x000, 0xFFFF, 0x000, 0x000, 0x000, 0xFFFF, 0xFFFF, 0xFFFF. This bit acts as a shortcut to avoid programming the UPATn registers. PAT_SEL register must still be programmed to configure the interface to select the user-defined pattern. The UPAT_INV_*registers still apply when using LANE_PAT.																	
Bit 3	UPAT_INV_D, R/W When set, bit [11] of the user-defined pattern is inverted on the bus D output																	
Bit 2	UPAT_INV_C, R/W When set, bit [10] of the user-defined pattern is inverted on the bus C output.																	
Bit 1	UPAT_INV_B, R/W When set, bit [9] of the user-defined pattern is inverted on the bus B output.																	
Bit 0	UPAT_INV_A, R/W When set, bit [8] of the user-defined pattern is inverted on the bus A output. Note: Only change this register when LVDS_EN = 0.																	
LVDS EN Register																		
Addr: 0x200 reset state: 0x01																		
Bit	7	6	5	4	3	2	1	0										
Name	RESERVED						LVDS EN											
reset	0x0						0x1											
Bit 7-1	RESERVED, R																	
Bit 0	LVDS_EN, R/W 0 : Disable LVDS interface 1 : Enable LVDS interface Note 1: Before altering other LVDS registers, you must clear LVDS_EN. When LVDS_EN is 0, the LVDS interface block is held in reset and the outputs are powered down. The clocks are gated off to save power. The frame counter is also held in reset, so SYSREF will not align the frame counter.																	
LMODE Register																		
Addr: 0x201 reset state: 0x01																		
Bit	7	6	5	4	3	2	1	0										
Name	RESERVED	RESERVE_D	LWIDTH		RESERVED	DES_EN	LALIGNED	LDEMUX										
reset	0x0	0x0	0x0		0x0	0x0	0x0	0x1										
Bit 7	RESERVED, R																	
Bit 6	RESERVED, R																	
Bit 5-4	LWIDTH, R/W Specifies the sample width for the LVDS output interface. 0 : 12-bit sample width (default) 1 : 11-bit sample width 2 : 10-bit sample width 3 : 8-bit sample width																	
Bit 3	RESERVED, R																	
Bit 2	DES_EN, R/W 0 : Enable dual channel mode (default) 1 : Enable single channel mode																	
Bit 1	LALIGNED, R/W 0 : The LVDS buses are staggered for optimized switching noise and latency. 1 : The LVDS buses are aligned for simplified timing.																	
Bit 0	LDEMUX, R/W 0 : Demux-by-1, uses 2 LVDS buses total 1 : Demux-by-2, uses 4 LVDS buses total																	
LFRAME Register																		
Addr: 0x202 reset state : 0x80																		
Bit	7	6	5	4	3	2	1	0										
Name	LFRAME																	
reset	0x80																	

Bit 7-0	LFRAME , R/W Defines the number of UIs in each LVDS frame. Any multiple of 4 from 4 to 128 is supported. All other values are unsupported. When LDEMUX=0, one UI is one CLK±cycle. When LDEMUX=1, one UI is two CLK±cycles. Note: Setting LFRAME to 4 is not recommended, as it may be difficult to achieve deterministic latency over all process, voltage, and temperature conditions. The propagation delay variation may be larger than the frame period.
	LSYNC_N Register
	Addr: 0x2 03 reset state : 0x01
	Bit 7 6 5 4 3 2 1 0 Name RESERVED LSYNC_N reset 0x0 0x1
Bit 7-1	RESERVED , R
Bit 0	LSYNC_N , R/W Set this bit to 0 to request LVDS synchronization (equivalent to the hardware SYNC signal being asserted, as selected by SYNC_SEL). For normal operation, leave this bit set to 1. Note: The LSYNC_N register can always generate a synchronization request, regardless of the SYNC_SEL setting in the LCTRL register. However, if the selected sync pin is stuck low, the synchronization request cannot be de-asserted unless SYNC_SEL=2.
LCTRL Register	
Addr: 0x2 04 reset state : 0x02	
Bit	7 6 5 4 3 2 1 0
Name	RESERVED SCR SYNC_SEL FORMAT RESERVED
reset	0x0 0x0 0x0 0x1 0x0
Bit 7-5	RESERVED , R
Bit 4	SCR, R/W When set, all LVDS data and strobes are scrambled. This also includes the part-time strobes or timestamp signals (since they are output on the data lanes).
Bit 3-2	SYNC_SEL, R/W 0 : Use the SYNC_SE input for SYNC function (default) 1 : Use the TMSTP±input for SYNC function. also set TMSTP_RECV_EN to use the differential TMSTP±input. 2 : Do not use any SYNC input pin, set ifusing LSYNC_N.
Bit 1	SFORMAT, R/W Output sample format for LVDS output samples 0 : Offset binary 1 : Signed 2's complement (default)
Bit 0	RESERVED, R
PAT_SEL Register	
Addr: 0x205 reset state: 0x02	
Bit	7 6 5 4 3 2 1 0
Name	RESERVED ACT_PAT SYNC_PAT
reset	0x0 0x0 0x2
Bit 7-5	RESERVED, R
Bit 4	ACT_PAT, R/W This selects the output pattern that is generated when the SYNC signal is de-asserted. 0: ADC output data 1: All LVDS lanes output the user-defined pattern (see UPAT registers)
Bit 3-0	SYNC_PAT, R/W This selects the output pattern that is generated when the SYNC signal is asserted. 0: Reserved 1: All LVDS lanes output the user-defined pattern (see UPAT registers) 2: Frame strobe is transmitted on the LSB of the output samples only. The other bits transmit data based on ACT_PAT. 3: The frame strobe is transmitted on all active LVDS data lanes and strobes. 4-15: Reserved
LCS_EN Register	
Addr: 0x206 reset state: 0xFF	
Bit	7 6 5 4 3 2 1 0
Name	DDSTB_EN DCSTB_EN DBSTB_EN DASTB_EN DDCLK_EN DCCLK_EN DBCLK_EN DACLK_EN
reset	0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1
Bit 7	DDSTB_EN, R/W Enable DDSTBP/N output
Bit 6	DCSTB_EN, R/W Enable DCSTBP/N output
Bit 5	DBSTB_EN, R/W Enable DBSTBP/N output

Bit 4	DASTB_EN , R/W Enable DASTBP/N output
Bit 3	DDCLK_EN, R/W Enable DDCLKP/N output
Bit 2	DCCLK_EN, R/W Enable DCCLKP/N output
Bit 1	DBCLK_EN, R/W Enable DBCLKP/N output
Bit 0	DACLK_EN, R/W Enable DACLKP/N output

LVDS_STATUS Register

Addr: 0x208

reset state: 0x00

PD_CH Register

Addr: 0x209

reset state: 0x00

QVR T0 Register

0x10_R

Addr: 0x211
reset state: 0xE2

QVR T1 Register

Addr: 0x212

addr: 0x212
reset state: 0xAB

OVR_CFG Register

Addr: 0x213

reset state: 0x07

Bit 3	OVR_EN , R/W ORA0, ORA1, ORB0 and ORB1 outputs pins are enabled and output the overrange status when this bit is set high. The outputs are held low when this bit is set low.			
Bit 2-0	OVR_N , R/W Program this register to adjust the pulse length for the ORA0, ORA1 and ORB0, ORB1 outputs. The minimum pulse duration of the overrange outputs is $8 \times 2^{OVR_N} \text{ CLKP/N}$ cycles.			
SPIN_ID Register				
Addr: 0x297 reset state: 0x00				
Bit	7 6 5 4 3 2 1 0			
Name	RESERVED	SPIN ID		
reset	0x0	0x0		
Bit 7-5	RESERVED, R			
Bit 4-0	SPIN_ID, R Chip Spin Identifier, Read only.			
SRC_EN Register				
Addr: 0x2B0 reset state: 0x00				
Bit	7 6 5 4 3 2 1 0			
Name	RESERVED	SRC_EN		
reset	0x0	0x0		
Bit 7-1	RESERVED, R			
Bit 0	SRC_EN , R/W 0 : SYSREF calibration disabled (default). Use the TAD register to manually control the tAD Adjust setting and adjust the CLK±aperture delay. 1: SYSREF calibration enabled. The CLK±delay is automatically calibrated. The TAD register is ignored. A 0-to-1 transition on SRC_EN starts the SYSREF calibration sequence. Program SRC_CFG before setting SRC_EN. Ensure that ADC calibration is not running before setting SRC_EN.			
SRC_STATUS_2 Register				
Addr: 0x2B4 reset state: 0x00				
Bit	7 6 5 4 3 2 1 0			
Name	RESERVED	SRC FAIL	SRC DONE	RESERVED
reset	0x0			
Bit 7-3	RESERVED, R			
Bit 2	SRC_FAIL, R SYSREF Calibration Status.			
Bit 1	SRC_DONE, R SYSREF Calibration Status. This bit returns '1' when SRC_EN=1 and SYSREF Calibration has been completed.			
Bit 0	RESERVED, R			
TAD_0 Register				
Addr: 0x2B5 reset state: 0x00				
Bit	7 6 5 4 3 2 1 0			
Name	TAD_0			
reset	0x0			
Bit 7-0	TAD_0 , R/W TAD_0,TAD_1 and TAD_2 controls tAD Adjust when SRC_EN=0. Use this register to manually control the CLKP/N inversion and delay when SYSREF Calibration is disabled. TAD_0 controls the fine delay adjustment. If the LVDS interface is enabled (LVDS_EN=1), the following rules must be obeyed to avoid clock glitches and unpredictable behavior: TAD_0 may be changed to any value at any time since its resolution is too fine to cause clock glitches.			
TAD_1 Register				
Addr: 0x2B6 reset state: 0x00				
Bit	7 6 5 4 3 2 1 0			
Name	TAD_1			
reset	0x0			
Bit 7-0	TAD_1 , R/W TAD_0,TAD_1 and TAD_2 controls tAD Adjust when SRC_EN=0. Use this register to manually control the CLKP/N inversion and delay when SYSREF Calibration is disabled. TAD_1 controls the coarse delay adjustment. If the LVDS interface is enabled (LVDS_EN=1), the following rules must be obeyed to avoid clock glitches and unpredictable behavior: TAD_1 must be increased or decreased gradually (no more than 4 codes at a time). This rule can be obeyed manually via SPI writes or by setting TAD_RAMP_EN.			
TAD_2 Register				
Addr: 0x2B7 reset state : 0x00				

